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ABSTRACT
This is the Final Year Project Final Report of Universiti Teknologi PETRONAS Final
Year Student, Asmah binti Abdul Halim (4092) on The Modeling and Simulation of
Short Channel Effect in the MOSFET. This report is organized as follow: Chapter 1
(Introduction) explains on the background study of project, problem statement, as
well as the objective and scope of study. Due to expanding technology, the scale of
device is getting smaller. This has caused the channel length between source and
drain of MOSFETs to be reduced as well, in order to better achieve flow of electron
for faster speed in its application. However, this has resulted in short channel that has
it effects. Thus, the objective of this project is observing the short channel effect and
yet discovers ways to reduce the effects. Chapter 2 is the literature review of the
project which describes on the MOSFET physical structure, MOSFET fabrication,
MOSFET scaling phenomenon as well as the short channel effects been encountered.
It is realized that this topicwill be emphasizing more on the threshold voltage aspect
as this voltage distinguishes the conduction from the non-conduction states of MOS
transistor. ATHENA and ATLAS module of SILVACO software are the tools used in
simulating the fabrication and also the electrical performance of the transistors. This
is fully described in Chapter 3. Chapter 4 presents the result obtained from the
process simulation (ATHENA), followed by the device simulation (ATLAS). Short
channel symptoms been observed on the short channel device by considering few
related parameters, followed by few adjustments been done to reduce this problem.
The conclusion and recommendation parts wrapped up this report which can be found
in the Chapter 5. This project of using SILVACO software is really useful in order to
observe the short channel effect, realizing that the MOS technology has beengrowing
at an incredible rate since the development of the first MOSFET. Identifying yet
overcoming the effect is the ultimate goal ofthis project.
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1.1 Background Of Study
Over the past decades, the MOSFET has continually been scaled down in size; typical
MOSFET channel lengths were once several micrometres, but modern integrated circuits
are incorporating MOSFETs with channel lengths of less than a tenth of a micrometre.
Great improvements in integrated circuit(IC) speed and functionality have been
accomplished in large part by reducing the size, that is by "scaling", individual IC
devices. Difficulties with decreasing the size of the MOSFET have been associated with
the semiconductor device fabrication process . Reasons for MOSFETs scaling are [1]:
1) Smaller device consumes less power (reducing energy forswitching)
2) Intrinsic switching time decreases thus increasing speed ofthe device
3) Smaller ICs allow more chips per wafer, reducing the price per chip.
1.2 Problem Statement
Producing MOSFETs with channel lengths smaller than a micrometre is a challenge, and
the difficulties of semiconductor device fabrication are always a limiting factor in
advancing integrated circuit technology. Recently, small size of the MOSFET has created
few operational problems. The most discussed problem inthis report will beonthe power
dissipation in the transistors.
There are many types of power dissipations that occur in the transistors. One of them that
relates to the device scaling is called leakage power dissipation which occurs due to
leakage currents. The different kind ofleakage currents present are as follows:
1.2.1 Subthreshold Conduction
This happens due to flow ofcurrent in the transistors when they are supposed to beturned
off. Due to the voltage scaling, the transistors do not get sufficient voltage to be
completely turnedoff, so theygo into saturation region. The operation of the transistor in
saturation region causes this type power dissipation. As the threshold voltage decreases,
leakage current increases exponentially.
1.2.2 Tunneling Leakage
As the technologies are scaled down, the thickness of the oxide layeralso decreases. Due
to the decreased thickness, the oxide layer fails to act as a perfect insulator and the
current flows through it. This phenomenon iscalled 'Tunneling' [2] .
1.3 Objectives and Scope of Study
Short Channel Effects on a MOSFET arises due to the technology changes from Deep
Submicron over to Nanoscale. The short channel effects will be observed by performing
simulation using SILVACO software. The main objectives of this project are:
1) To perform process simulation (fabrication) for the long and short channel
NMOS.
2) To perform device simulation of the short channel NMOS.
3) Finding ways to reduce the Short Channel Effects.
The scope of study is as follow:-
1) Study and understand the physical structure ofa MOSFET.
2) Understand the problems on the scaling down from Deep Submicron over to
Nanoscale , particularly on the Short Channel Effects.
3) Study and learn the software-SILVACO.
4) Perform process simulation ofa long channel NMOS (gate length 500nm) and
short channel NMOS (gate length of250 and 180nm) using ATHENA.
5) Observe and analyze the short channel effects on the fabricated device using
ATLAS (device simulation) yet suggest ways to reduce the effects.
CHAPTER 2
LITERATURE REVIEW
2.1 MOSFET Physical Structure
The operating process of a MOSFET (Metal Oxide Semiconductor Field Effect
Transistor) was first introduced by Lilienfield in 1926, and a working MOSFET was only
built in 1960 [3]. MOSFET is three-terminal device, consist of gate, source and drain
which can be seen in Figure 2.1. Gate is the control terminal and the source provides
electron or hole carriers that are collected by drain. Gate is electrically isolated from
drain, source and channel by gate oxide insulator. The regionbetween drainand source is
called channel, which is where the conduction takes place. MOSFETs have managed to
replace BJTs in many applications due to their simpler gate drive requirements and
higher temperature coefficient. Two types ofMOSFET are N Channel (Initially ON) and







Figure 2.1 : The layout of anN-MOS [1] Figure 2.2 : Basic diagram of anN-MOS
2.2 MOSFET Fabrication
2.2.1 Wafer Growth Creation
Semiconductor devices and circuits are formed in thin slices ofa material (called a wafer)
that serves as substrate. For proper operation of the device/circuit, the material must be
formed from a single material with the crystals formed by the atoms all aligned in a
specific direction. The proper alignment of the crystal lattice has a large effect on the
material properties of the substrate including its electrical properties and how it reacts to
other materials and chemical processing. Some wafer are uniformly doped with specific
impurities (e.g. Boron for p-type wafer with NA = 1014 cm"3)[4]
2.2.2 Photolithography
Many steps in the semiconductor fabrication process should only affect specific areas of
the wafer. The process of photolithography involves the use of a material called
photoresist (PR) to generate a specific pattern on the surface of the wafer. Once the PR
has been patterned, the wafer will be covered by PR only in specific areas while the
remainder of the wafer is uncovered. Subsequent process steps (e.g. oxidation, diffusion,
deposition, etching ) will affect only the areas where there is no PR and be blocked where
the PR remains. After all necessary processing through pattern, all PR been removed in
chemical process.
2.2.3 Doping
The operation of semiconductor devices requires that specific regions of the substrate be
doped n-type of p-type with specific dopant concentrations. The concentration of
impurities in a semiconductor determines a property called resistivity, p which is given
by [4] :
P=yiq H*Nd) n_type reSion (Equation 1)
P=/{qMpNA) p_type region (Equation 2)
where q is amount of charge, ju » is impurities for n-type region , fd P is impurities for
p-type region, ND is n-type wafer concentrationand NA is p-type wafer concentration.
Theelectrical resistance of a region which has been doped by impurities is given by [4] :
R={PlXwt ) (Equation 3)
where t is the thickness ofthe doped region, Wis the thickness, andL is the length.
To add impurities, 2 methods can be used: diffusion, and implantation.
a) Diffusion
The wafer is placed in a high-temperature furnace where the atmosphere contains the
desired impurity in gaseous form. Through the process of diffusion, impurity atoms,
which are in high concentration in the atmosphere, will diffuse into the substrate, where
they have a low concentration (initially zero). After some time , the impurity atoms are
uniformly distributed into the exposed wafer surface at a shallow depth , at a
concentration that can be reliably controlled [4] .
b) Implantation
Functionally, implantation is similar to diffusion, but here the atoms are "shot" into the
wafer at high velocity (across a very strong electric field) and they embed themselves into
the wafer surface. Implantation is more uniform across the wafer than diffusion and
allows for very precise control of where the impurities will be. In addition, its peak
concentration can be beneath the wafer surface, and it does not require a long period of
time at high temperature (which can be harmful) [4].
2.2.4 Oxidation
Insulating dielectric layers provides isolation between conductive layers on the surface of
the wafer. In fact, Silicon has become such a successful medium for integrated
microelectronics as it has a good native oxide, which means that Silicon oxidizes
(combines with elemental Oxygen) to form a dielectric oxide called silicon dioxide, Si02.
Si02 is a good insulating layer and can be created by exposing Si to an 02 environment.
At elevated temperatures (~1000degree C) the oxide grows quickly, which is another
characteristic that makes it useful in semiconductor fabrication. Because material (02) is
being added to the wafer, the wafer grows in thickness, and ~ 50% of the oxide grows
beneaththe surface and the otherhalf on top of the (original) surface [4].
2.2.5 Deposition
Theaddition of material to the top of the wafer , require process step generally referred to
as deposition. A variety of material can be deposited including conductors, insulators,
and semiconductor materials. Several different techniques are employed for deposition,
but the process can generally be thought of as a uniform sprinkling of material on the
surface of the wafer [4].
a) Dielectric Deposition
Native oxides are only available when native material is still on the surface. Thus, once a
wafer has beencovered with other materials (e.g. metal), a native oxide canno longer be
grown. In addition, after some materials (e.g. metal) have been deposited on the wafer,
the wafer can no longer be subjected to high temperatures, which are required to grow
native oxides but can melt other materials used in semiconductor fabrication. Thermal
oxides are also limited to thin layers . For these three reasons, it is necessary to use
deposited dielectrics to cover the wafer and form insulation layers. Deposited dielectrics
offer a wide varietyof insulating materials including Si02 and SiN, they can be deposited
on top of any material including metal [4].
b) Polysilicon
Polysilicon is a Silicon material generally doped to act as a conductor and is used as an
interconnect layer and as the gate terminal ofan MOS transistor. Primary advantages of
polysilicon over other conductors are that it can withstand subsequent high temperature
steps, a native oxide can be grown on top of polysilicon, and it has similar material
properties to Si and Si02 [4].
c) Metals
Various types of elemental metal (e.g. aluminum, gold, copper, nickel, titanium), metal
alloys, and other metal compounds are generally deposited andpatterned so that contact
can be made to the NMOS terminals. Most metals have a low melting temperature, thus
therefore must be deposited after all high temperature steps (e.g. diffusion, oxidation.
Depositing metal interconnect layers are typically the last steps performed in the
semiconductor fabrication process [4].
2.2.6 Etching
Etching refers to the removal of material from the surface of a wafer using a chemical or
mechanical process, or a combination of both. Etching processes are needed to pattern
deposited layers (e.g. etch metals leaving behind only the desired traces). Chemical
etching processes will attack (etch) some materials more quickly than others while
mechanical etching will etch all material equally. Both processes require a masking layer
(generally either PRor oxide) to block regions where etching is notdesired [4].
a) Patterning Si02 layer
b) Gate Oxidation
c) Patterning Polysilicon




f) Patterning of Aluminium Layer
Figure 2.3: Fabrication steps for silicon gate NMOS transistor [5]
2.3 MOSFET Scaling
MOSFET technology continues to be core of digital integrated circuit(IC). The ultimate
aim is to make smaller devices so that more devices can be fabricated on a single chip.
Devices with dimensions more than 0.5um are usually called long channel devices
whereas term deep submicron technology refers to ICs whose transistor channel lengths
are below 0.5um [3]. Whilst, smaller device (approximately below 180nm) is normally
categorized as nanometer IC .Technology scaling follows Moore's Law in which number
of transistors per die doubles about every two years[3].
2.3.1 Principle ofscaling
Constant field MOS scaling theory indicates that the characteristics of an MOS device
can be maintained and the basic operational characteristics are preserved if the critical
parameters of a device are scaled in accordance to a given criterion in Table 2.1.
Electric field across gate oxide, Eox is given by equations below [6]. (The primed
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vgs = Gate-source voltage
a = Scaling factor
K)X = Gate oxide thickness
J^-ox = Electric field across
gate oxide
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Figure 2.4: Schematic illustration of the scaling of silicon technology by a factor a [7]
To observe the short channel effect, comparison between long and short channel device
need to be done. Thus, shorter gate length of the MOSFETs (n-type) is fabricated by
modifying the related parameters by factor a, based on the conditions listed in Table 2.1.
Table2.1: The scaling of MOSFET based on a given a factor [7]











However, in performing the scaling, there is a limit on which the parameters above can
be reduced. As the scaling goes beyond the limits, that is when the short channel effect is
realized.
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2.3.2 Short Channel Effects
2.3.2.1 Threshold voltage difference between long and short channel devices
The mode of operation of MOSFET depends on the threshold voltage, Vth . If Vgs
is less than Vth, the transistor in cutoffstate. If Vgs is greater than Vth, an inversion layer
is formed and drain current can be induced. The short channel can be affected very much
by different threshold voltage.
Difference between the long and short channel device in terms of Vth is the
amount of depletion charge controlled by the gate. In long channel approximation, it is
assumed that all depletion charge is controlled bythe gate while for short channel device,
some of the depletion charge is controlled by source and drain biases [8]. Thus,
difference in threshold voltage of short and long channel device, AVth is due to difference




where q is amount of charge, Na is dopant concentration ,W is depletion region width, d
is oxide capacitance, L is long channel length while L' is the short channel length. Since
the result of AVth is negative, it proves that the threshold voltage for short channel device
hadbeen lowercompared to the long channel device, as seen in Figure 2.5 .
1 -I
VtRolloffvs. Leff
5 I °-6 •| ! 0.4 -
i °-2•
__^—~-•——*
0 .4 0.5 0.6 0.7
Leff {urn >
0.8 0.9 1
Figure 2.5: Vth Rolloff Effect [9]
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The threshold voltage reduction increases the transistor leakage since appreciable
subthreshold current occurs during the off-state. This current is insignificant for a single
device but in 100 million transistor circuit, the impact onthe overall power consumption
can be significant.
2.3.2.2 Off-state Leakage Current
The short channel effect cause a serious leakage current. When the distance
between source and drain is small, the charge space area is created when VDd is applied
to the drain (NMOS) and will become too close to the source area as can be seen in
Figure 2.6. This will cause the majority carrier charge will be easily flow through the
channel even though the gate voltage is zero. This will cause the lost control oftransistor
over the gate. The leakage current will become more serious when VDs value become
bigger. Lost control by gate will cause the lost functioning oftransistor and drain voltage,
which determined the current at the channel. This will also cause the device become too












Figure 2.6 :Phenomenon that caused leakage current [10]
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2.3.2.3 Failure ofcurrent saturation
In large devices , the relative changes of effective channel length AL with respect
to the total channel length with Vds is negligible, but for shorter devices, AL/L becomes
important. The effective length of device varies with Vds once the device in saturation and
as a result, the curves are no longer flat in this region compared to long channel devices
which can be seen in the Figure 2.7 . The small drain current dependence on the Vds in
saturation region can be modeled by multiplying saturation current by slope factor that
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Figure 2.7 a) : Id-Vds curve for
long channel devices[3]
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The projectcommenced withthe literature review on the physical structure as well as
the operation of MOSFET (N-MOS) . It is realized that MOSFET consists of 3 main
terminal consist of gate, source and drain. All these terminals play their own important
roles to ensure the MOSFET operates accordingly. Then, the literature review been
conducted to identify problems been caused by the short channel phenomenon such as
threshold voltage reduction and off-state leakage. Major steps of MOSFETs fabrication
also been studied so that the simulation would then work properly. These literature
review had successfully beencarried out by referring to few sources such as books, thesis
and websites which been indicated in the references part of this report.
3.1.2 Simulation Design Methodology
Asthe literature review completed, the researcher proceed to the next step which is the
simulation stage, in which involves 2 main modules - ATHENA and ATLAS. The
downscaling process of the NMOS had been done first by fabricating the long channel
device (500nm) as reference and further reducing the size to the shorter gate length
devices, (in this case to 250nm and 180nm) . For different gate lengths, different scaling
factor a had been applied, a is derived from direct division of the original gate length to
the new gate length. Thus, for 250nm NMOS, the a would be equal to 2 while a equal to
2.778 for 180nm device.
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Main parameters been selected for scaling purposes are of the gate length (Lg),
supply voltage (Vdd) and gate oxide thickness (tox). References were done to International
Technology Roadmap for Semiconductor (ITRS) values during the scaling procedure in
order to obtain the optimum results. For instance, according to ITRS, Vdd for 250nm
needs to be reduced from original value of 4.4V of 500nm device to 2.5V. The same goes
to 180nm device that been applied the 1.8V voltage supply. This voltage reduction is
important as it is to ensure the constant electrical field across source and drain besides
avoiding the oxide break down. As Lg been scaled down, toX must also be decreased in
order to boost the gate control in creating or stopping the inversion channel by the gate
electrode. The toX of 40-50 angstrom is required for 250nm technology, that been further
reduced to 36 angstrom for 180nm size . In addition to the reduction of tox, an increase in
channel doping was necessary to reduce the short channel effect. Figure 3.1 summarizes
design methodology in downscaling process while Figure 3.2 shows the flow of the




















Studied and related theory on the MOSFET fabrication
with the process simulation.
Fabricated long channel MOSFET (gate length 500nm)
Identified parameters to be changed when perform the
device scaling.
Fabricated short channel MOSFET (gate length 250nm
and 180nm) by scaled down the long channel device.
Modified the fabricated short channel MOSFET in order
to get the best device with better threshold voltage (Vth)•
Performed troubleshooting
Plot Id-VgS and Id-Vds curve of long channel and making
comparison with the short channel's curve to observe
short channel effects.
Plot log Id-Vgs curve of all fabricated devices in order to
extract the subthreshold slope (St)and leakage current(I0ff)
Compared results obtained with requirements by International
Technology Roadmap for Semiconductor (ITRS)
Figure 3.2 : Flow chart of the whole simulation procedure
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3.2 Tool ( Software )
Virtual Wafer Fab (VWF)
VWF is collection of several software modules, each responsible for part of a device
simulation. There are 4 important components - DeckBuild, Athena, Atlas, and TonyPlot
[11].
1) DeckBuild provides a "home base" for the researcher to define code used to
fabricate and simulate devices.
2) Athena carries out simulation of the device fabrication. It understands processing
techniques such as oxidation, materials deposition, diffusion, andetching.
3) Atlas responsible for electrical characterization. For instance, researcher specifies
terminal voltages, and Atlas generates current-voltage curves, yet displays equi-
potential lines, electric field lines, and charge carrier concentrations (among other
possibilities).





4.1.1 Long ChannelMOSFET (SOOnm) Fabrication
NMOS with gate length of 500nm had been successfully fabricated using
ATHENA , with threshold voltage equal to 0.989V. This simulation had been done by
fabricating only half ofthe device as the structure had been rnirrored and the complete
NMOS had been produced as inFigure 4.1a) and 4.1b) .Full coding ofATHENA process










Figure4.1 b) 500nm fabricated
NMOS (indicating doping layer
concentration)
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4.1.2 Short Channel MOSFET (250nm and 180nm) Fabrication
For different gate lengths , different scaling factor, a had been used, (a =2 for 250nm
device while a =2.778 for 180 nm device ).Downscaling procedures had been done by
[12]:
1) Reducing oxide thickness, Tox by factor a
2) Decreasing gate length by a
3) Reducing Vdd by a factor of a
4) Increasing doping concentration by a.
By following the scaling principle, it had yield the result as seen in the Table 4.1.
Table 4.1: Scaledparameters for 3 differentgate lengths
Parameters / Gate Length 500nm 250nm 180nm
Oxide Thickness(Angstrom) 101.656 50.127 35.339
Gate Length(fim) 0.5 0.25 0.18
Gate Tbickness(iim) 0.2 0.1 0.05
Voltage supply, Vdd(V) 4.4 2.5 1.8
rtlilfcfW
Data from nmos-str










Figure 4.2 b) Fabricated 180nm
short channel device
The scalingprocessis explained as below:
1) Increasingdoping concentration by a.
Increasing concentration inimplanted regions isquite hard. Inthis case however,
no adjustment ofimplant dose isnecessary since ithad been cancelled out by the
implant depths which need tobereduced bya factor ofa.
2) Decreasing gate lengthby a
To decrease the gate length, it involves the process of etch poly left pLx=0.35.
Thus, by etching farther, the gatewill be shorter.
# Poly Definition (250nm)
etch poly left pi .x=0.175
structure outfile=poly2.str
# Poly Definition (180nm)
etch poly left pi .x=0.126
structure outfile=po!y3.str
3) Reducing source and drain junction depths bya factor of a
Time or temperature been reduced atwhich drive-in diffusion is done. Energy of
the implants also been reduced to bring the dopants closer to the surface of the
device.
# Source/Drain Implant(250nm)
implant arsenic dose=5.0el5 energy^ 25




implant arsenic dose=5.0el5 energy=
rotation=31 crystal lat.ratiol=1.0 \
latratio2=1.0
structure outfile=oxide etch2.str
4) Reducing oxide thickness by factor a
Thetemperature or thetime of thegate oxidation reduced.
# Gate Oxidation(250nm)




diffus time=1.7 temp=926.966 dryo2
press=0.984283 hcl.pc=3
4.1.3 Adjustment on Threshold Voltagefor the Short Channel MOSFET
The threshold voltage equation is written in the following form:
Vth = VFB + 2<DF + Qd/ Cox ( Equation 10 )
Where Vfb is flat band voltage, ®F is reference voltage related to semiconductor doping
concentration, Qd is charge density at capacitor plate, while Cox is oxide capacitance. Of
is obtained from Vt(In NA/nj ) tin which NA is doping concentration[13].
Based on the Equation 10, the MOSFET threshold voltage depends on the doping level in
the channel region. Thus , ion implantation enables precise adjustment of the threshold
voltage. By increasing a little bit of the boron doping concentration, the effect on the Vth
had been observed. The final dose concentration value can be seen as below:
# Threshold Voltage Adjust implant (250nm)
implant boron dose=3.35el2 energy=8
rotational crystal lat.ratio1=1.0 \
lat.ratio2=1.0
structure outfile=Vth.str
# Threshold Voltage Adjust implant (180nm)
implant boron dose=3.50el2 energy=6
rotation=31 crystal lat.ratiol=1.0 \
lat.ratio2=1.0
structure outfile=Vth.str
The threshold voltage had been decreased as the gate length been reduced to
250nm and 180nm, which follows the expected result of the Equation 9 ( threshold
voltage directly proportional to the gate length ). The Vth obtained during ATHENA
simulation needs to be a bit higher than the optimum values stated by the ITRS since it
will be reduced when the voltage soon is applied to the device during ATLAS simulation.
The adjustment of boron dose implantation helps a lot in the Vth alteration (yet reducing
the short channel effect) , been tabulated in Table 4.2 .While, Figure 4.3(a)-(e) plotted the
result of boron implantation dose adjustment graphically.































Downscaling had caused the threshold voltage to be reduced, but not in very direct scale.
Data shown on Table 4.3 proved this statement since the 0.616 is a bit out-ranged as
compared to the expected value, that is 0.72. As been said earlier, the results obtained
however been improved, by increasing the value of threshold voltage, that makes the
scale nearer to 0.72 which is 0.745
Table 4.3: Comparison between MOSFET with gate length of 250nm and 180nm(scaled
by 0.72)
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4.2.1 Threshold voltage reduction (Vth)
Higher Vth obtained (indicated by ldvt) during ATHENA simulation when
compared to the result obtained during the ATLAS simulation (indicated by vt). The
reduction of Vth during the ATLAS simulation is because ldvt is grossly obtained by
measuring the donor/acceptor levels in the doped area. The vt is much more accurate
since it is obtained by "applying" voltage to the transistor. Thus the values are not the
same between the two, the more accurate one would by vt that is obtained during ATLAS
simulation.
For the Vth extraction, Id-Vgs curve is plotted and the sequence of solve statements
then set to ramp the gate bias with drain voltage=0.1V. Solutions are obtained in the
intervals from 0V to 4.4V for the gate voltage. As the gate lengths been downscaled from
500nm to 250nm and 180nm, it is observable that the V^ had been decreased as well.
Thus, in order to optimize the Vth value, as stated by ITRS, the implantation
adjustment had been done which exhibits better results.
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Figure 4.3(a): Id-Vgs curve for 500nm
(ATHENA Vth = 0.989 V)
(ATLAS Vth= 0.883 V)
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Figure 4.3(b) : Id-Vgs curve for 250nm
(before implantation adjustment)
(ATHENA Vth = 0.552 V)
(ATLAS Vth= 0.435 V)
Figure 4.3(c): Id-Vgs curve for 250nm
(after implantation adjustment
(ATHENA Vth = 0.626 V)
(ATLAS Vth = 0.526 V)
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Figure 4.3(d): Id-Vgs curve for 180nm
(before implantation adjustment
(ATHENA Vth = 0.438 V)
(ATLAS Vth = 0.337 V)
Figure 4.3(e): Id-V^ curve for 180nm
(after implantation adjustment)
(ATHENA Vth = 0.526V)
(ATLAS Vth-0.392 V)
4.2.2 Reduction ofSaturation Current
Saturation current is also known as Idsat or Ion that refers how much current is
carried in the "ON" state of a MOSFET. For this part, Id-Vds curves been plotted at 4
different Vgs. For 500nm, Vgs been set to 1.IV, 2.2V ,3.3V and 4.4V with Vds been fixed
to 0V. As the device scaled down to 250nm, the Vgs also been reduced to 0.625V, 1.25V,
1.875V and 2.5V. The same goes to 180nm that been reduced to the Vgs values of 0.45V,
0.9V, 1.35V and 1.8V.
Phenomenon of channel length modulation should be more severe for short
channel devices compared to long channel's that happen because of increasing depletion
region ratio compared to channel length. The curves obtained however do not show many
differences between the long and short channel device. But, it shows very minor
differences as the value of Id saturation been extracted that been tabulated in Table 4.4.
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As expected, the saturation current extracted been reduced as the device been
downscaled. The increases of V^ do not help in increasing the Id saturation. Instead, the
saturation current had been further reduced. The increase in Vft can only helped in the
reduction of loS. The Io„ only can be increased by reducing subthreshold swing, St that
will be explained in that particularpart later.
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Figure 4.4(a): Id-V^ curve for 500nm with
different V^ to obtain the Id saturation
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Figure 4.4(b):Ids-VdS curve for 250nm with
different V^ to obtain the Id saturation
Figure 4.4(c): WVds curve for 180nm with
different Vgs to obtain the Id saturation
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Legend (Vgs values)
nmos_500_l= 1.1V nmos_250__l =0.625V nmos_180_l= 0.45V
nmos_500_2= 2.2V nmos_250_2 =1.25V nmos_180_2= 0.9V
nmos_500_3= 3.3V nmos_250_3 =1.875V nmos_180_3= 1.35V
nmos_500_4= 4.4V nmos 250 4 = 2.5V nmos 180 4= 1.8V
4.2.3 Increase in Off-state Leakage Current
At Vgs< Vth, an N-channel MOSFET is in the off-state. However, an undesirable
leakage current can flow between the drain and the source. The MOSFET current
observed at Vgs< V^is called the subthreshold current oroff-state current, Ioff. Ioff is the Id
measured at Vgs=0 and Vds=Vdd [14].
Forgiven W and L, there are two ways to minimize Ioff , illustrated in Figure 4.5.
The first is to choose large Vth which is already done by the researcher ,that is by doing
the adjustment on the implantation dose. The second way is to reduce the subthreshold
swing that will be explained in the next part.
L«g(IdS)
i nnxw/i /n sl\
Loff
V,ES
Figure 4.5: Log Id-Vgs curve to obtain theIoff [14]
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The I0ff had been extracted from subthreshold characteristics. A simple logId-Vgs
curve is generated with Vds=4.4V for 500nm, Vds=2.5V for 250nm and VdS=180nm
device. The Vg is then ramped from 0 to specified Vds in incremental steps of 0.1 V. The
Id that corresponds to Vg=0V is taken as the off-state leakage current, I0ff. The I0ff can be
obtained by antilog the value of y-axis interception. The whole results are illustrated in
the Table 4.5.
The values obtained does meet expected result in which the Ioff had increased as
the gate lengths been reduced. An increase in I0ff does imply that gate does not have full
control of turning the device off. This undesirable effecthad been reduced by increasing
a bit the implantationdose that cause the Vth to be increased, and yet lowering the Ioff.













LogId -12 -11.8 -12.2
-7.125 -7.25
Ioff lpA/urn 1.58pA/um 0.631pA/um 74.99nA/um 56.23nA/um
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Figure 4.6(a) : Log Id-Vgs with
Vds=4.4 V for 500nm
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Figure 4.6(b) : Log Id-Vgs with Vds=
2.5 V for 250nm( before implantation
adjustment)
Figure 4.6(d) : Log Id-Vgs curve with
Vds-1.8 V for 180nm ( before
implantation adjustment)
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Figure 4.6(c) : Log Id-Vgs with
Vds=2.5 V for 250nm ( after
implantation adjustment)
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Figure 4.6(e) : Log Id-Vgs curve with
Vds=1.8V for 180nm( after
implantation adjustment)
4.2.4 Increase ofSubthreshold Swing, St
Thesubthreshold swing , St is a measure of howmuch a change in Vg(below Vth)
is required to change the off current in device by a decade. A small value of St is
desirable as it implicate that only a small reduction of Vg below Vth can effectively turn
off the device while a large St value implicates that a significantly large Id may still flow
in the OFF state when Vg=0V [14] .
The subthreshold swing St= d(Vg) / d log[10]Id in a MOSFET is expected to be
decreased significantly as gate length is reduced before finally increasing catastrophically
when gate length becomes so short that punchthrough current flows [15]. Based on the
results obtained, the St values decreased as the gate length been reduced from 500nm to
250 nm. Punchthrough occurred, as the gate length been further reduced to 180nm, in
which the St observed to increase to 108.894mV/dec. Resxxlts obtained meet expected
result, shown in Table 4.6.
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Figure 4.7(b) : Log Id-Vgs curve with
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Figure 4.7(d) : Log Id-Vgs curve with
Vds=0.05V for 180nm ( before
implantation adjustment)
Figure 4.7(c) : Log Id-Vgs curve with
Vds=0.05V for 250mn ( after
implantation adjustment)
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Figxxre 4.7(e) : Log Id-Vgs curve with
Vds=0.05V for 180nm ( after
implantation adjustment)
Large Vth is desirable in order to reduce Ioff. But, it cannot solve the Ion reduction
problem. Instead, the higher Vth had caused the Ion to be reduced as the device been
scaled down. That is the reason why the St results been obtained for the adjusted Vth had
been increased. As been said earlier, high St shoxxld be avoided since higher value means
that the device had lower speed to turn off. Hence, to reduce St, it can be done by
increasing oxide capacitance that is by using a thinner oxide thickness. An additional way
to reduce St, is to operate the transistors at a lower temperature. This approach is valid in
principalbut rarely used because cooling adds considerable cost.
Based on overall results obtained, it is realized as well that there is trade-off
between Ion and I0ff. Higher Ion goes hand-in-hand with larger I0ff [14]. During the
threshold voltage adjustment, I0ff was reduced , resulting the Ion to be reduced as well.
The low Ion values were undesirable but still acceptable as it fall between the ranges been
specified by the ITRS.
There are several techniques at the border between device technology and circuit
design that canhelp to relax the conflict between Ion and Ioff- In a large circuit such as a
microprocessor, only some circuit blocks need to operate at high speed at a given time
and other circuit blocks operate at lower speed or are idle. Circuit designercan set circuit
to two or three (or even more) Vth to be chosen. Vth can thus be set relatively low to
produce large Ion so that circxxits that need to operate at high speed can do so, and vice
versa.
A similar strategy is to providemxxltiple Vdd rather than mxxltiple Vth. A higherVdd
is provided to a small number of circuits that need speed while a lower Vdd is used in the





This chapter summarizes and concludes the project, together with recommendations for
future studies.
5.1 Conclusions
Overall, the biggest challenge in completing this project was to find the best recipe for
device fabrication. However, at the end of the semester, the researcher had successfully
reached the objectives by initially fabricating, followed by conducting the device
simulation to prove that SCE had occurred on the short channel devices. Among SCEs
verified are; Vth and Id saturation (Ion) reduction, as well as increase in off-state leakage
and subthreshold slope. However, some of them had been tackled by increasing the Vth
that lead to a lower Ioff . that is the benefit gained by doing the adjustment during the
boron implantation. Nevertheless, as the Ioff been reduced, the Ion been reduced as well,
which is not preferable. Thus, Id saturation can be maintained high by lowering the
subthreshold slope, St. This trade-off is critical and needs thorough judgment in order to
maintain the device to the best requirement been set by ITRS.
In short, scaling improves cost, speed, andpower per function with everynewtechnology
generation. All of these attributes have been improved by 10 to 100 million times in four
decades and is expected to continue. Though a direct scaling approach is feasible in
performing the device miniaturization, it is still insufficient. Rather, new structures or
techniques need to be implied during the design to obtain an optimized performance
which been further explained in the recommendations part.
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5.2 Recommendations for Future Works
5.2.1 Use ofhigh *K' dielectrics
Based on Figure 5.1, the thickness of the Si02 as the gate insulator for silicon MOSFET
since 1960's decreases as the technologies is scaled down [14]. The thin oxide layer is
desirable. But to some extent, due to the decreased thickness, the oxide layer fails to act
as a perfect insxxlator and the cxxrrent flows through it, called tunneling leakage.
Figure 5.1 : Scales of oxide thickness versus channel length [14].
By using thick oxides with high dielectric it can help to optimize gate control over the
channel. These thick oxide layers reduce the tunneling leakage. That means, the thickness
of the oxide layer can be increased without any change in the capacitive affect produced.
High-k dielectrics such as Hafnium Oxide(Hf02) can be used to replace Si02 which has a
relative dielectric constant (k) of approximately 24, six times large than that of Si02. A
6nm thick Hf02 film is eqxxivalent to lnm thick Si02 in the sense that both films produce
the same oxide capacitance. Other high-k gate dielectric can be used are Aluminium
Oxide(A1203) and Zirconium Oxide(Zr02) [14].
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5.2.2 Use ofsilicide to replacepolysilicon
Polysilicon cannot meet the demand of submicron device because it has high resistance
when the size is small. The impact is, it used more power and also increased the time of
resistor-capacitor, RC. Silicide is introduced to overcome this problem. It has high
resistivity compared to polysilicon. Silicide layer is fabricated above the polysilicon
gate. Metal will belocated above the polysilicon layer with moderately high temperature
application, thenthe silicide metal will be designed [10].
5.2.3 Halo implantation
Halo implantation is introduced toovercome orminimize the short channel effect such as
threshold-voltage roll off. As illustrated in the Figure 5.2, large angle tilt, LAT is
introduced. This will produce the P region, looks like semielliptical at both active region,
rt ofthe transistor [10].
Figure5.2: Halo Implantation Process [10]
The threshold voltage for halo devices is high based on Figure 5.3 ,which is a desirable
phenomenon. This occurs due to the interaction between the halo charges with those
implanted for Vth adjusts. On the other hand, the no halo transistors show a clear
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Figure 5.3: The extracted threshold voltage as a function ofchannel length (Imask) for
different temperature [14].
Another way to improve threshold voltage roll-off is by decreasing the temperature down
to 90K, as observed in the above figure. The temperature decrease causes a reduction in
the horizontal electric field and the minimum channel length for a similar threshold
voltage degradation decreases to about 0.15 um.
From the above, it can be concluded that there is still a wide area waiting to be explored
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ATHENA and ATLAS simulation for 500nm device
goathena
# Non-Uniform Grid(0.6umx0.8um)
line x loc=0.00 spac^O.10
line x loc==0.20 spac=0.01
line x Ioc=0.60 spacNLOl
#
line y loc-0.00 spac=0.008
line y loc=0.2 spac=0.01
line y loc=0.5 spac=0.05
line y loc=0.8 spac=0.15
# Initial Silicon Structure with <100> Orientation
init silicon c.boron=1.0el4 orientation=100 two.d
# Gate Oxidation
diffus time=ll temp=926.966dryo2press=0.984283 hcl.pc=3
#
extract name="Gateoxide" thickness material-"SiO~2" mat.occno=l x.val=0.3
# Threshold Voltage Adjust implant
implant boron dose=2.8el2 energy=10 rotation^1crystal lat.ratiol=1.0 \
Iat.ratio2=1.0
structure outfile^borondoping-str
# Conformal Polysilicon Deposition
deposit poly thick=0.20 divisions=10
structure outfile-poly.str
# Poly Definition
etch poly left pi .x=0.35
structure outfile=poly2.str
# Polysilicon Oxidation
method compress init.time==0.10 fermi
diffus time=3 temp=900 weto2 press=1.00 hcl.pc=0
structure outiile=poly_oxidation.str
# Polysilicon Doping




deposit oxide thick=0.12 divisions=10
structure outfile=spacer_deposition.str
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# Spacer Oxide Etch
etoh oxide dry thick=0.12
structure outfUe-spacer.str
# Source/Drain Implant




method vertical init.time=0.06 fermi
diffus time-1 temp=900 nitro press=L00
structure outfile-source_drain__anneal.so
ftOpen Contact Window






etch aluminum right pi .x=0.18
structure outfile=alumimum_etch.str
#
extract name-"nxj" xjmaterial="SiHcon" mat.occno-1 x.val=0.2 junc.occno~l
#
extractname-"n++ sheet res" sheetres material^"Silicon" mat.occno-1 \
x.val=0.05 region.octmcF=l
#
extractname-"idd sheet resistance" sheet.res materiaK'Silicon" matoccno=l \
x.val=0.3 region.occno=l
#




electrode name-source x=0.10 y*0
#
electrode name^drain x=1.10 y=0
#




# plot the structure
structure outfile=moslex01 O.str
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############# vt Test: Returns Vffiti
go atlas
# set material models





# Bias the drain
solve vdrain~0.1






# extract device parameters
extract name-"nvt" (xmte«^t(maxslope(cu^ve(abs(v."gate"),abs(i."dram,,)))) \
- abs(ave(v."drain"))/2.0)
mmmmmuummuMtimmmmmmmmd-vd for 500 mammmMmmmmmmmmmimm
go atlas
#
Define the Gate Qss
Interface qf-lelO
#Use the cvt mobility model for MOS














solve name=drain vdrain=0 vfinal=4.4 vstep=0.05
#load mfile=solve3
log outf— nmos_500 3
solve name=dram vdrain=0 vfinal=4.4 vstep=0.05
#load infile-solve4
log outf- nmos_500_4
solve name^drain vdrain=0 vfmal=4.4 vstep=0.05
tonyplot -overlay nmos_500_l.log mnos_500_2.log nmos_500_3.log nmos_500_4-set nmos.set
quit
go atlas
# set material models
models cvt srh print
contact name-gate n.poly
interface qf=3e10




# Bias the drain a bit...
solvevdrain^O vstep=0.05 vfinal=4.4name=drain
#Ramp the gate to a volt
log outJNnoslex04_l .logmaster
solve name-gate vgate=0 vfmal^.4 vstep=0.1
save outf=moslex04_l.str
#extract the device parameter I0ff
extract hut inf-"moslex04_l.log"





# set material models








# Bias the drain a bit...
solvevdrain=0 vstep=0.01 vfinal=0.05 name^drain
#Ramp the gate to a volt
log outf~noslex04_l.log master






ATHENA and ATLAS simulation for 250nm device
go athena
# Non-Uniform Grid(0.3umx0.4um)
line x loc=0.00 spac=0.05
line x loc=0.10 spac=0.005
line x loc=0.30 spac=0.005
#
line y loc=0.00 spac=0.004
line y Ioc=0.1 spac=0.005
line y loc=0.25 spac=0.025
line y loc=0.4 spac=0.075
# Initial Silicon Structure with <100> Orientation
init silicon c.boron=1.0el4 orientation=100 two.d
# Gate Oxidation
diffus time=3.5 temp=926.966 dryo2 press=0.984283 hcl.pc-3
#extract name-"Gateoxide" thickness material="SiO~2" mat.occno-1 x.val=0.15
# Threshold Voltage Adjust implant
implant boron dose-2.8e!2 energy=8 rotational crystal latratio1=1.0 \
lat.ratio2=1.0
structure outfile=boron_dopingl .so









diffus time=l.5 temp=900 weto2 press=l.00hcl.pc=0
structure outfile-polyoxidationl.str
ft Polysilicon Doping
implant phosphor dose=3.0e!3 energy-10 rotation=31 crystal Iat,ratiol=1.0 \
latratio2=1.0
structure outfile=poly_dopingl.str
# Spacer Oxide Deposition
depositoxide thick=0.06 divisions=10
structure outfile=spaceT_depositionl.str
ft Spacer Oxide Etch
etch oxide dry thick=0.06
structure outfile-spacerl.so
ft Source/Drain Implant




method vertical mittime=0.06 fermi
diffustime-1 temp=900nitro press=l .00
structure outfile-sourcedrainanneall.so
ftOpen Contact Window






etch aluminum right pi .x=0.09
structure outfile-aluminium_etehl.str
ftextract name="nxj" xjmaterial="Silicon" mat.occno~l x.vaM).l junc.occno=l
ftextract name="n++sheet res" sheetres materiaH"Silicon" matoccno=l \
x.val=0.025 region.occno=l








electrode name-source x=0,05 y=0
ft
electrode name^drain x=0.55 y^O
ft




ft plot the structure
structure outfile=moslex01j0.sir
#mmmmm# vt Test: Returns Vt################
go atlas
ft set material models





ft Bias the drain
solve vdrain=0.1
ft Ramp the gate
log outf=moslex01_l Jog master




ft extract device parameters




ftDefine the Gate Qss
Interface qf=lel0
#Use the cvt mobility model for MOS











solve name=drain vdrain=0 vfmal^.S vstep=0.05
#load infile=solve2
log outf= nmos_250_2
solve name=drain vdrain=0 vfinal=2.5 vstep=0.05
#load uifile=solve3
log out£= nmos_250_3
solve name=drain vdrain=0 vfinal=2.5 vstep=0.05
#load infile=:solve4
log outf= nmos_250_4
solve name=drain vdrain=0 vfmal—2.5 vstep=0.05
tonyplot -overlay nmos_250_l .log nmos_250_2.log nmos_250_3.log nmos_250_4-set nmos.set
quit
IIHilfttHHHH-H-ttififttH
rn ti n n iitt ii ii it 11 it it i\ if
go atlas
# set material models
models cvt srh print
contact name=gate n.poly
interface qf==3el0




# Bias the drain a bit...
solve vdrain=0 vstep=0.05 vfinal=2.5 name=drain
#Ramp the gate to a volt
log outtNnos1ex04 1.log master
solve name=gate vgate=0 vfinal=2.5 vstep=0.1
save outf=moslex04_l .str
#extract the device parameter Ioff
extract init mf="mos lex04_l.log"
extract name="IorT' lO'Xy.val from curve (v."gate",loglO(i."drain"))\
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where x.val=0)
tonyplot moslex04_l.log -set moslex04_l_Jog.set
MillllllllfllililfUWMMSubVtMmmmfflMUUItllllllillW
go atlas
# set material models
models cvt srh print
contact name=gate n.poly
interface qf~3el0
# get initial solution
solve init
method gummel new ton
solve prev
# Bias the drain a bit...
solve vdrain=0 vstep=O.01 vfinal=0.05 name=drain
#Ramp the gate to a volt
log outiNnosiex04_l.log master
solve name-gate vgate=0 vfinal=2.5 vstep=0.1
save outf=moslex04_l.str
#extract the device parameter SubVt
extract init inf="moslex04_l .log"
extract name^nsubvt" 1.0/slope(maxslope(curve(abs(v."gate"),IoglO(abs(i."drain")))))
tonyplot moslex04_l.log -set moslex04_l_log.set
ATHENA and ATLAS simulation for 180nm device
go athena
# Non-Uniform Grid(0.216umx0.2879um)
line x loc=0.00 spac=0.0359
line x loc=0.072 spac=0.00359
line x loc=0.216 spac=0.00359
#
line y loc-0.00 spac-0.00288
liney Ioc=0.0719 spac=0.00359
line y loc=0.1799 spac=0.0179
line y loc=0.2879 spac=0.0539
# Initial Silicon Structure with <100> Orientation
init silicon c.boron=1.0el4 orientation=100 two.d
# Gate Oxidation
diffus time=1.7 temp=926.966 dryo2 press=0.984283 hcl.pc=3
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ftextract name-"Gateoxide" thickness material-"SiO~2" mat.occno-1 x.val=0.108
# Threshold Voltage Adjust implant
implant boron dose=2.8el2 energy=6 rotational crystal latratiol=1.0 \
latratio2=1.0
structure outfile=boron_doping2.so




etch poly left p1.x=0.126
structure outfile-poly22.so
ftPolysilicon Oxidation
method compress inittime^O.lO fermi
diffus time=1.079 temp=900 weto2 press=1.00 hcl.pc=0
structure outfile-poIy_oxidation2.so
ft Polysilicon Doping
implant phosphor dose*=3.0el3 energy-7.199 rotation=31 crystal latratio1=1.0 \
latratio2-1.0
structure outfile—poly_doping2.str
# Spacer Oxide Deposition
deposit oxidethick=0.0432 divisions=10
structure outfile-spacer_deposition2.str
ft Spacer Oxide Etch
etch oxide dry thick=0.0432
structure outfile-spacer2.su-
# Source/Drain Implant




method vertical mit.time==0.06 fermi
diffus time-1 temp=900 nitro press=1.00
cture outfile-source drain annea!2.so-
•lUUVl
ftOpen Contact Window
etch oxide left pl.xN).0719
structure outfile=etch_Jeft2.str
# Aluminium Deposition




etch aluminum right pl.x=0.0648
structure outfile=aIummium_etch2.str
ftextract name="nxj" xjmaterial^"Silicon" matoccno-1 x.val=0.0719 junc.occno=l
ftextract name="n++sheet res" sheet.res material-'Silicon" mat.occno-1 \
x.val=0.0179 region.occno-1
ftextract name-"ldd sheetresistance" sheet.res material="Silicon" matoccno=l \
x.val=0.I08 region.occno=l
ft




electrode name=source x=O.0359 y=0
ft
electrode rjame=drain x=0.396 y=0
ft




ft plot the structure
structure outfile—moslex01_0.str
ftftftftftftftftftftftftft Vt Test: Returns Vt#######ftft#ft####ft
go atlas
ft set material models





ft Bias the drain
solve vdrain—0.1
ft Ramp the gate
log outfNnoslex01_l .log master




# extract device parameters
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exoact name-,,nvt" (xmtercept(maxslope(curve(abs(v."gate"),abs(i."drain")))) \
- absCaveCv/'drain"))^)
mmmmmmmmmmmmmmmmmmid-vd for 1so mammmmmmmmmmzm
go atlas
ft
Define the Gate Qss
Interface qf-lelO
#Use the cvt mobility model for MOS










solve name=drain vdrainN) vfinal-1.8 vstep=0.025
ftload infile=solve2
log outf= nmos_180_2
solve name=drain vdrain=0 vfmal-l.8 vstep=0.025
ftload infile—solve3
log outf= nmos_180_3
solve name=drain vdrainN) vfinal=1.8 vstep=0.025
ftload infile=solve4
log outf- nmos_l804
solve name-drain vdrain=0 vfinal-1.8 vstep=0.025




ft set material models
models cvt srh print
contact name-gate n.poly
interface qf=3e10





# Bias the drain a bit...
solve vdrain=0 vstep=0.05 vfinal-1.8 name-drain
ftRamp the gate to a volt
log outfNnos lex04_l .log master
solve name-gate vgate=0 vfmal=1.8 vstep=0.1
save outfNnoslex04_l.str
ftextract the device parameter Ioff
extract init mf="moslex04_l.log"





ft set material models
models cvt srh print
contact name-gate n.poly
interface qf=3el0




ft Bias the drain a bit-
solve vdrain=0 vstep=0.01 vfinaM).05 name=drain
ftRamp the gate to a volt
log outfNnoslex04_l.log master
solve name-gate vgate=0 vfinal-1.8 vstep=0.1
save outf=moslex04_l.str
ftextractthe device parameter SubVt
extract init inf=Mmoslex04_l.Iog"
extract name="nsubvt" 1.0/s!ope(maxslope(curve(abs(v."gate"),logl0(abs(i."drain")))))
tonyplot moslex04_l.log -set moslex04_l_log.set
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Results Obtained( result.final)
#500 ( boron implantation - 28el 1)
Gateoxide=101.656 angstroms (0.0101656 um) X.val=0.3
nxj=0.573334 um from top offirst Silicon layer X.val=0.2
n++ sheet res=28.8225 ohm/square X.val=0.05
ldd sheet resistance=1680.01 ohm/square X.var^O.3
ldvt=0.989772V X.val=0.5
#250_b4 adjustment ( boron implantation = 28ell)
nxj=0.371302 um from top offirst Silicon layer X.val=0.1
n++ sheet res=36.0535 ohm/square X.val=0.025
ldd sheet resistance—1993.37 ohm/square X.val=0.15
ldvt=0.S5019 V X.val=0.25
#250_after_adjusunent ( boron implantation - 33.5ell)
Gateoxide=50.1269 angstroms (0.00501269 um) X.val=0.15
nxj=0.371064 um from top of first Silicon layer X.val=0.1
n++ sheet res=36.0584 ohm/square X.val=0.025
ldd sheet resistance=:2032 ohm/square X.val=0.15
.625647 V X.val-0.25
#180_b4 ( boron implantation - 28el 1)
Gateoxide=35.3394 angstroms (0.00353394 um) X.val=0.108
n++ sheet res=39.3576 ohm/square X.val=0.0179
ldd sheet resistance=826.959 ohm/square X.val=0.108
ldvt=0.437878V X.val=0.1799
#180_aftereadjustment (( boron implantation = 35el 1)
Gateoxide=35.3394 angstroms (0.00353394 um) X.val=0.108
n++ sheet res=39.3612 ohm/square X.valN).0179
ldd sheet resistance's3.3 66 ohm/square X.val=0.108
2558 V X.val-0.1799
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Table 1: Keycharacteristics ofMOS Device Models fordifferent technology generation
Technology Generation 600am 350nm 250nm 180am 130nm lOOnm 70mn 50n—i
Ldrawn (nm) 600 350 250 140 90 65 45 32
VDD 00 5.0 3.3 2.5 1.8 1.5 1.2 0-9 0.6
TOX (nm) 11 7J6 4.0 2-5 1.9 1.5 1.2 0.8
VTH (V) 1.0 0.735 0-596 0.466 0.407 0.344 0.277 0.205
Source : http://www.cs.utexas.edu/users/cart
Table 2: Parameters specified by ITRS dan BPTM
Technology LG(Hin) Tox(nm) VTH(V) VDD(V)
NMOS
130nm 0.13±15% 3.3±4% 0.33±12.7% 1.5±10%
90nm 0.09±15% 2.5±4% 0.26±12.7% 1.2±10%
70nm 0.07±15% 1.7±4% 0.20±12.7% 0.9±10%
Source : California University 2002




























Xj (SSRW channel) 50 - 100 nm
Source : L.Widson,ed , "The National TechnologyRoadmap for Semiconductors: 1997
Edition, Semiconductor Industry Association, San Jose California
* Note: The threshold voltage for 500nm,250nm and 180nm devices been referred to
Table 1, Table 2 and Table 3 above
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